Real-Time Visual Computations Using Analog CMOS Processing Arrays by Sivilotti, Massimo A. et al.
Real-Time Visual Computations Using 
Analog CMOS Processing Arrays 
Massimo A. Sivilotti, Michelle A. Mahowald and Carver A. Mead 
California Institute of Technology 
Pasadena, California 91125 
Abstract 
Integration of photosensors and processing elements provides a mech-
anism to concurrently perform computations previously intractable in 
real-time. We have used this approach to model biological early vi-
sion processes. A set of VLSI "retina" chips have been fabricated, 
using large scale analog circuits (over lOOK transistors in total). Ana-
log processing provides sophisticated, compact functional elements, 
and avoids some of the aliasing problems encountered in conventional 
sampled-data artificial vision systems. 
Integration of Photoreception and Processing 
By their very two-dimensional nature, images constitute a high band-
width interface with the real world. The most powerful supercom-
puters are incapable of even rudimentary analysis of static images. 
Real-time analysis of motion information, requiring computation over 
several images, is completely infeasible. Yet biological early vision pro-
cesses are clearly able to perform these computations, by exploiting 
the inherent parallelism of visual inputs in a truly concurrent fash-
ion. Computations are spatially localized, and computing elements 
are replicated as required. Only significant information is transmitted 
along the optic nerve. 
Artificial vision systems are further limited by the early sampling per-
formed by television camera front-ends . Because each point is sampled 
only every 1/ 30 second, an object can easily move several pixels be-
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tween samples. Motion interpretation has thus been converted from 
a local problem to the much more difficult correspondence problem. 
In signal processing terms, high frequency information is irretrievably 
lost due to aliasing. 
Modeled on biological architectures, our approach is to spatially in-
terleave integrated photoreceptors and processing on a VLSI die [16]. 
To obtain a sufficiently rich, yet compact, set of computing elements, 
analog micropower CMOS circuits are used. The resulting high den-
sity permits complex systems to be built, that demonstrate powerful 
collective behaviors [20]. Finally, by performing temporal operations 
on continuous data, prior to sampling for transmission off-chip, sus-
ceptibility to aliasing is reduced. 
Models for Retinal Computations 
The retina performs the first step in visual processing and provides the 
data for all subsequent stages of the visual system. Although various 
species perform slightly different sets of retinal computations, there are 
several aspects of visual processing that are common to many different 
organisms [6]. These ubiquitous features include logarithmic compres-
sion of the incoming intensity at the detector level, and the extensive 
use of lateral and temporal inhibition in the retinal computations. 
These functions are computed using smoothly varying (continuous) 
analog potentials, rather than neuronal action potentials. 
Several explainations have been proposed for why the visual system 
performs these computations in the retina. As is often the case when 
investigating biological systems, it is not possible to determine the 
reason that the system adopted a particular strategy; rather, these 
systems are optimized with respect to multiple constraints [18]. 
One particular set of advantages to retinal processing can be observed 
by assuming that the function of the retina is the "neat packaging of 
information" [2] to be sent to higher visual areas. Retinal ganglion 
cells transmit information to the brain by propagating action poten-
tials along their axons in the optic nerve. There are a finite number of 
discriminable signal levels coming over the optic nerve due to intrinsic 
noise. The visual information must be encoded in such a way that 
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the full dynamic range of the neuron is used. Automatic gain control 
mechanisms, such as logarithmic compression of intensity and center-
surround antagonistic receptive fields allow the system to encode detail 
over a large range of ambient light levels. In addition to the limited 
resolution of signal levels, the discrete-time nature of the action po-
tential limits the temporal resolution of events. A large fraction of 
retinal processing is dedicated to extracting motion events. H retinal 
ganglion cells encoded simple intensity, then any change in intensity 
would be encoded as a change in pulse rate. Even assuming that such 
an encoding allowed no statistical fluctuation in pulse interval, the 
time at which such a change had occurred could be determined only 
to the time between pulses. In signal processing terms, the derivative 
information would have been aliased away by temporal sampling of 
the image. For this reason, motion detecting ganglion cells produce 
action potentials that correspond to changes in intensity, rather than 
intensity itself. In this way, a pulse burst corresponds to an important 
feature moving over that particular place on the retina. Higher-level 
correlations among events can then be reconstructed without loss of 
information due to temporal aliasing. 
Light-Level Independence 
A vision system intended for operation in an unconstrained environ-
ment must include automatic gain control (AGC) with respect to ab-
solute ambient light level. Taking the logarithm of the incident light 
intensity is a simple local AGC mechanism. Receptors with loga-
rithmic response have the additional advantage of providing output 
voltages whose difference is proportional to the contrast ratios within 
the image, which are the perceptually important parameters. 
An integrated photoreceptor with an output that is logarithmic over 
5 orders of magnitude in light intensity is shown in Figure 1a. Its 
operation is similar to that of one previously described [9J; a large-
area bipolar transistor is formed using the n-well for the base and 
p-type diffusion as the emitter. The substrate forms the collector, and 
hence the device is operated in a common-collector configuration. The 
output voltage biases the gate of a p-channel MOS feedback transistor 
operating in subthreshold. In this regime, the channel current is expo-
nential in the gate voltage with a slope of about 1 decade per 100 mV. 
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H a second subthreshold transistor is used for source degeneration, 
the slope can be decreased to about 1 decade per 300 mV. This ar-
rangement provides a larger output voltage swing, and sets the output 
voltage in the 1.0 to 2.5 v range below vdd, making direct coupling 
to subsequent stages possible. The feedback current is generated by 
mirroring the load current for the emitter of the phototransistor. H 
the feedback to the phototransistor base is omitted (Figure 1b), the 
receptor is sensitive to lower light levels (by a factor of hre), but will 
saturate at bright levels, as the MOS loads leave subthreshold. These 
receptors operate at light levels comparable to the useful range of cones 
in human ret inas, and form the basis for the RET10 chip discussed 
later. 
(a) (b) 
Figure 1: Logarithmic photoreceptors. 
A Simple Local Computation: Discrete-Time Derivative 
We perceive motion when a point in an image displays non-zero spatial 
and temporal derivatives. In other words, an edge (space derivative) 
that is moving causes a change in brightness at that point in the image. 
Thus, a local time derivative is the simplest computation to highlight 
areas of an image that are moving. Because this computation is purely 
local, no interpixel communication is required. The derivative can be 
approximated by comparing the present photoreceptor output with 
some suitably delayed version of the output. 
A discrete-time derivative based on the circuit in Figure 2 forms the 
core of the RET20 chip. When switch S1 is closed, the amplifier forms 
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a unity-gain follower stage that stores the current state of the system 
on capacitor C1 . The switch is then opened, and any evolution of 
the input away from the sampled value is amplified by the open-loop 
voltage gain of the (wide-range) transconductance amplifier [21]. 
If switch S1 is implemented with a MOS pass transistor, transient 
switching charge is injected onto C1 [15]. To minimize this effect, a 
transconductance amplifier was used for the switch (Figure 3}. When 
the bias current in A 2 is reduced to zero, the capacitor is effectively 
isolated from the input. Less noise charge is generated because the 
channel charge is symmetrically divided between both branches of the 
differential pair (which have identical operating points in the follower 
configuration), and because any capacitive clock feedthrough is de-
creased by the cascode connection of the differential pair. In addition, 
the clock need not be rail-to-rail {hence decreasing dd~ even further), 
and it can be single phase and unipolar. Figure 4 illustrates the output 
of the circuit when presented with an asymmetrical 100 Hz triangle 
wave input (¢clock frequency 1000Hz}. 
Figure 2: Photoreceptor with 
discrete-time differentiator. 
Figure 3: Transconductance am-
plifier used as low-noise switch. 
RET30: Continuous-Time Derivatives and Local Space 
Derivatives 
Biological retinas contain horizontal cells that provide lateral conduc-
tance and can be loosely thought of as providing an average of the 
signal values in the neighborhood with which the local signal can be 
compared. Inspired by this model, the RET30 (Figure 5} consists of 
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Figure 4: Discrete-time derivative: sample operation. 
an array of receptors, R, interconnected by a hexagonal resistive net-
work Ill]. To provide temporal smoothing, a capacitor to ground is 
located at each junction of 6 neighboring horizontal resistors. 
Each local processing element takes the difference between the poten-
tial of the horizontal network and that of the receptor output, and 
drives the local potential of the horizontal network toward the local 
receptor output potential. The "derivative" computed is the difference 
between the input signal and a spatially and temporally smoothed ver-
sion of that signal. The spatial part of the processing emphasizes areas 
in the image containing the most information. The emphasis corre-
sponds to a discrete approximation to a Laplacian operator applied to 
the image. The temporal part of the processing is a finite-gain, single 
time-constant differentiation. 
Horizontal resistors: To construct a practical space-time deriva-
tive system, we must be able to create time constants of the same order 
as the time scale of motion events, without using enormous area for 
capacitors. The horizontal network spreads the potential at one point 
outward through a resistive sheet. To keep the time constant ( rh) of 
the spreading on the same scale as others in the system, enormous re-
sistor values are required, (1011 - 101311) - larger than the resisitance 
of any integrated device we can build. A circuit that implements a 
very high-value resistance in a controlled way is shown in Figure 6. 
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Figure 5: RET30 tesselation. 
vl and v2 represent potentials V; of two neighboring locations in the 
network. The current 10 into the upper node is constrained to be the 
same as that out of the lower node by a current-mirror arrangement. 
Hence, any current out of node 1 must flow into node 2. By symme-
try, the magnitude of this current must be zero when the voltages are 
equal, and will be monotonically related to their difference. However, 
it can never exceed / 0 • The I-V relationship is shown in Figure 7. The 
limiting current Io is set by the current mirror input, and controls the 
value of Th. As can be seen from the figure, the region of linear opera-
tion of the horizontal circuits is about ±100 mV, corresponding to an 
illumination contrast ratio of about 2:1 at the photoreceptors. 
Time differentiators: The differentiator of the RET30 chip is im-
plemented using the same circuit as that shown in Figure 3, except 
the A2 amplifier is not clocked. Because the ¢> input on the second 
amplifier controls the maximum current that may flow into or out of 
the storage capacitor, it determines the rate at which the capacitor 
is charged, and hence the time-constant Tr· The net current into the 
capacitor is of the same form as that shown in Figure 7, for the same 
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Figure 6: Horizontal resistor. Figure 7: I-V characteristic. 
reasons. This circuit has unity gain at DC, and a gain at short times 
set by the open-circuit gain of the first amplifier, as in the discrete-time 
case. Experimental data illustrating the operation of the continuous-
time differentiator are shown in Figure 8. 
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Figure 8: Continuous-time differentiator. 
The advantage of this arrangement is that any input offset voltage of 
the first amplifier is not multiplied by the gain of the amplifier in its 
effect on the output voltage. 
It can be argued that the saturating characteristic of all these cir-
cuits is desirable, as it prevents one extreme input (or faulty circuit 
element) from paralyzing the entire network. T hus, even for these 
simple operations, many of the properties of collective circuits can be 
preserved. 
As shown, maximum outputs will occur when high contrast features 
move over the retina. If only time derivative information is desired, the 
horizontal network is unnecessary, and can be disabled by setting the 10 
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input current to zero. When enabled, the horizontal network computes 
the extent to which the light received by an individual receptor differs 
from the average level in its neighborhood. It is thus most sensitive to 
a point, less to a corner, even less to an edge, and not at all to a uniform 
gradient. The system can be made to display a sustained response to 
one of its preferred stimuli even if that stimulus is stationary. 
CMOS Design Frame for Scanning Arrays 
Fundamental limits on the number of pads imposed by available VLSI 
packaging technologies, coupled with the high area cost of dedicated 
wiring within the imaging array, necessitate a scalable communication 
architecture. Time multiplexing of sampled data signals requires a 
minimal number of pads, and simplifies the external system design by 
reducing the number of external components needed to compensate 
for the different electrical nature of the off-chip environment. 
To facilitate experimentation with a wide variety of processing core 
cells, a "design frame" approach was adopted, with a standard pe-
ripheral frame providing all the communication support functions, as 
well as the data sampling mechanism. By separating the computation 
and communication tasks, the responsibility of the core cell designer 
is simplified, and consists of providing, as the result of some computa-
tion, an analog voltage to be sampled and transmitted. An additional 
benefit is the independence of the tiling topology from the computa-
tion topology. For example, our design frames support true hexagonal 
tiling (Figure 9), hexagonal tiling using offset rectangles (Figure 10), 
and pure rectangular tiling; in all cases, the pixel stream is (offset) 
rectangular. 
Considerable work has been done on charge-transfer systems, partic-
ularly for CCD image arrays [5]. Recently, bipolar phototransducer 
arrays have received some attention due to their more favorable satu-
ration and antiblooming properties [7,1,3]. In general, the non-CCD 
scanning techniques consist of switching some charge basin onto a col-
umn line, then switching that column's charge packet onto a global 
output line. Often, these switches are implemented with specially 
fabricated low-threshold MOS devices [14]. The primary source of 
fixed-pattern noise on the output is due to inversion charge variation 
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Figure 9: Hexagonal tiling with 
Boston geometry (HEXRET). 
Figure 10: Hexagonal tiling with 
Manhattan geometry (RET30). 
in the switching transistors [13,23]. Mechanisms to reduce this noise 
include integration over the entire pixel time, and sampling at some 
constant point during the pixel event. 
Our RETxx chips have taken a somewhat different approach to ob-
taining an acceptable signal-to-noise ratio (SNR). First, photocharge 
is integrated at each pixel site. It is not then destructively dumped 
on the output line, but rather is stored on a local capacitor, which 
is nondestructively sampled using a single MOS charge-sense transis-
tor. The current in this "bit line" is sensed, eventually by an external 
amplifier. To minimize signal propagation delays due to C"J, losses 
(i.e. charging/ discharging the highly capacitive bit lines, output line, 
and output pad/ off-chip wiring), current-steering sensing is employed 
throughout. 
Pixels are enabled on a row-by-row basis by a switched pass transistor 
in series with the transduction transistor (Figure 11). Two configura-
tions are possible: Figure lla shows a conventional cascode arrange-
ment that minimizes the dependence of I on Vbuoi Figure llb shows 
a configuration designed to maximize the linear range of I with V, 
by operating M 2 in the ohmic region to provide source degeneration 
for M 1 • In either case, linear operation can be guaranteed if V6u• is 
maintained sufficiently close to ground, so M 1 is operating in its ohmic 
regime. 
One entire row of the scanning array is enabled simultaneously, at 
the line clock rate </>v. Within each scan line, the pixel clock ~ H 
sequences the connection of the different "bit" lines onto the single 
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Figure 11: Current transducers. 
output line (Figure 12). To maintain control of Vbu., and to keep 
this value independent of the pixel current I , the N- 1 bit lines not 
connected to the output bus are instead connected to a dummy bus, 
biased at the desired value of Vbua (Figure 13). Thus, the pixel current 
I flows at all times. 
H •. if!H H i+l 
Output 
Figure 12: Horizontal switches. Figure 13: Dummy load line. 
Off-chip, the current in the output line is converted to a voltage by 
a current- sense amplifier (Figure 14). This configuration implicitly 
biases the output line at Vbu•· External compensation in the form of 
C comp is required to counteract the highly capacitive input seen by the 
opamp. 
The last circuit elements to consider in the analog signal path are 
the multiplexing switches in Figure 13. These can inject noise charge 
onto the output lines in two ways: (I) as a MOS transistor shuts 
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Figure 14: External current-sense amplifier. 
off, the mobile charge in the channel region is divided (nearly equally) 
between the source and the drain, and (2} the switching clock itself can 
couple through the overlap capacitance of the gate with the source-
drain regions. To minimize these problems, CMOS transmission gates 
driven by complementary phases derived from the horizontal clock 
were used as switches. Any injected parasitic charge is offset by the 
opposite physical process occurring in the complementary transistor, 
as well as by the same process occurring in reverse in an adjacent pass 
gate (as that column becomes enabled}. More complicated charge 
compensation schemes are possible [8,19], but our simulation results 
indicated that these schemes did not significantly improve the clock 
noise suppression in this case. 
Compensation of charge injection using complementary devices de-
pends on the availability of a clock and its logical complement with 
minimal skew between these signals. In the presence of appreciable 
skew, the transmission gate switch actually can be noisier than a sin-
gle pass transistor switch. For this reason, the clock signal and its 
complement are generated simultaneously by a CMOS set-reset logic 
(CSRL} [12] shift register, in which both signals are propagated to-
gether. This shift register is clocked with a two-phase nonoverlapping 
clock running at the pixel rate. Because the CSRL outputs are not 
fully restored during one clock phase, they are buffered by a pair of 
inverters. The full circuit, including multiplexing switches, is shown 
in Figure 15. The input to the shift register chain is brought off-chip. 
During one line period, a single "I" is shifted into the register, and is 
shifted sequentially through all the pixel columns. 
From 
previous '--...:~-,:_-""-___.....___;ro,....__.a.______:] 
stage 
Figure 15: CSRL stage with multiplexer. 
To 
next 
stage 
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The same CSRL design is used in the vertical shift register to sequen-
tially enable successive rows. The buffer inverters serve the additional 
function of driving the highly capacitive "word line" ( 4>enable in Fig-
ure 11). 
A functional diagram of the entire system is shown in Figure 16. An 
objective of the design frame was to simplify the system-level interface 
with the pixel array. There are only eight signal lines (four clocks -
4>v., </>v,, 4>H., 4>H2 i two shift register inputs- H;n, Vini and two analog 
outputs - l out• ldummyload) plus power and any signals specific to the 
core cells in the pixel array. 
Implementation and Exp erimental R esults 
We fabricated three different chips, incorporating the RET10, RET20, 
and RET30 core cells. Pixel array sizes and chip dimensions are shown 
in Table 1. The first versions were fabricated on MOSIS [4] run M57Q 
in August 1985. Except for the HEXRET, they all share the same 
design frame, implemented in Manhattan geometry using the WOL 
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Figure 16: Design frame: system level interface. 
design tool set 110,17]; the HEXRET implemented the RET10 cir-
cuit using arbitrary angle geometry, and was layed out with the T IG-
GER/ POOH design system 122]. 
Table 1: Performance of Core Cells (3 JLm feature size) 
Chip Pixel size Array size Measured 
(JLm X JLm) SNR (dB) 
phototransistor 33 X 33 N/ A 
RET10 92 X 80 88 X 88 62 
RET20 113 X 98 64 X 64 70 
RET30 164 X 143 48 X 48 60 
The chips were tested with two different setups: (1) a workstation-
based tester capable of running all the chip clocks, and of digitizing 
and displaying the output signal at a rate of 60,000 pixels/ sec (ap-
proximately 8 frames/ sec for RETlO), and (2) a TTL clock generator 
board that also produced a raster on which the chip output could be 
superposed and displayed on an oscilloscope at rates of more than 
400,000 pixels/ sec (over 50 frames / sec). 
Figure 17 shows sample output from the RETlO chip, and clearly illus-
trates the logarithmic compression performed by the photoreceptors. 
309 
Figures 18 and 19 demonstrate the operation of the RET30 chip. In 
both cases, the stimulus is a dark cross mounted on a rotating axis. 
In Figure 18 the cross is stationary and, with the horizontal resistor 
network disabled, no image is seen. In Figure 19 the cross is rotating 
at approximately 10 rpm, and is clearly visible. 
Figure 17: RET10 sample output. 
Conclusions 
Although many models have been proposed for the visual system, it 
is not possible to simulate enough cases to gain real confidence in the 
model, even on our most powerful computers. For this reason, we will 
not really understand visual processing, especially with respect to de-
manding problems such as motion analysis, until we succeed in build-
ing a system that is capable of doing visual processing in real- time. 
Until recently, we have not had a technology in which such fundamen-
tal synthetic investigations could be carried out. With the evolution of 
high-density VLSI technology, we have a means for conducting these 
extremely important investigations. The work will not be trivial. Pre-
viously, the most massive application of large-scale circuits has been 
in digital systems. Although analog integrated circuit techniques have 
developed along with digital ones, no comparable methods exist for 
managing the complexity of extremely large analog systems. This pa-
per not only has described a prototype vision system, but also has 
illustrated an approach to problems of this class. 
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Figure 18: RET30 - stationary image. 
Figure 19: RET30- moving image. 
